MONOLITHIC OPERATIONAL AMPLIFIERS generally have acceptable performance in all respects except two: input current and current drift are often too high for applications involving high-source impedances, and maximum slew rates are too low to permit large signal operation beyond a few kHz. In this paper, circuit and device techniques which lead to significant improvements in both of these characteristics will be described.
MONOLITHIC OPERATIONAL AMPLIFIERS generally have acceptable performance in all respects except two: input current and current drift are often too high for applications involving high-source impedances, and maximum slew rates are too low to permit large signal operation beyond a few kHz. In this paper, circuit and device techniques which lead to significant improvements in both of these characteristics will be described.
Input current has been reduced by employing a special circuit configuration designed to operate with high beta (several thousand), low-voltage transistors. These. transistors are fabricated simultaneously with normal transistors by using modified diffusions to produce selectively both narrow and wide basewidths on the same wafer. At the same time, slew rates have been improved by reducing the ratio of first stage transconductance-to-operating current, gm, 1 I , . It has been found that, for most well-designed amplifiers, reduction of g,, 1 I, is the only circuit modification (other than feedfonvard) available for speed improvement. The basic amplifier configuration considered is essentially that of two cascaded voltage gain stages. Figure 1 shows a representative two-stage operational amplifier employing a single pole-splitting capacitor for phase compensation. As Figures 2 and 3 illustrate, the maximum slew rate for this amplifier is fixed, independent of operating current; i. e., where w , is the frequency at which the open loop gain of the amplifier passes through unity. Typically, w , is set near the alpha cutoff frequency of the lateral PNP's (wmP) used in the fabrication of the monolithic amplifier, since this provides maximum bandwidth without excessive phase buildup. Using w , y wap and noting that wq 1 2n is typically 3 MHz, the maximum slew rate given by equation (1) is (dV, / dt),, 2 1 V 1 ws. This limit can be shown to apply to most unity-gain stable monolithic operational amplifiers employing lateral PNP's and simple bipolar input stages, whether or not pole-splitting is used.
For a fixed w , the limit imposed in Figure 3 can be avoided only by decreasing the ratio of first stage transconductance-to-operating current. A simple way of doing this is to add resistance, R e , in series with each input transistor emitter. In this case, the maximum slew rate is found to be (dVo / dt)max = 21lRelw, (1 + re, / R e , ) (2) which increases directly with first stage operating current if I, > kT I qR,, For the input stages, provisions are made to increase the effectivt values of both Re, and I,.
A major problem which arises in the design of au integrated operational amplifier is the realization of a wideband monolitic equivalent to the PNP input stage: Figure 1. Figure 4 illustrates two differential lateral PNP-NPN composite connections which have a first transadmittance pole in the vicinity of waP. The operating current for these stages, I , , is set in such a way that it is completely independent of the unpredictable beta of the lateral PNP's; Figure  4 . Further, the collector-base voltage of the NPN transistors is held approximately to zero volts under all conditions, thus permitting the use of high beta, low-voltage input devices to reduce the amplifier input current. Figure 5 shows the circuit for a monolithic operational amplifier incorporating the input stage of Figure 4a . This circuit exhibits a typical input current of 2 nA and an input offset current and current drift of 0.3 nA ana2 pA"/C, respectively. The unity gain slew rate is 
